Abstract
The project entitled Combining Transformations and Computation Data for Reconfigurable Architectures for Fine Grain aims to research and develop techniques to generate optimized code, considering issues like memory mapping and memory access for reconfigurable architectures, since the latency treading and writing data has been a bottleneck for high performance applications. These technique…